Home Tags Embedded sopc design with nios ii

Embedded SoPC Design with Nios ii Processor and VHDL Examples

Book Description

Explores the unique hardware programmability of FPGA-based embedded systems, using a learn-by-doing approach to introduce the concepts and techniques for embedded SoPC design with Verilog
An SoPC (system on a programmable chip) integrates a processor, memory modules, I/O peripherals, and custom hardware accelerators into a single FPGA (field-programmable gate array) device. In addition to the customized software, customized hardware can be developed and incorporated into the embedded system as well – allowing us to configure the soft-core processor, create tailored I/O interfaces, and develop specialized hardware accelerators for computation-intensive tasks.

The book is divided into four major parts. Part I covers HDL constructs and synthesis of basic digital circuits. Part II provides an overview of embedded software development with the emphasis on low-level I/O access and drivers. Part III demonstrates the design and development of hardware and software for several complex I/O peripherals, including PS2 keyboard and mouse, a graphic video controller, an audio codec, and an SD (secure digital) card. Part IV provides three case studies of the integration of hardware accelerators, including a custom GCD (greatest common divisor) circuit, a Mandelbrot set fractal circuit, and an audio synthesizer based on DDFS (direct digital frequency synthesis) methodology.

The book utilizes FPGA devices, Nios II soft-core processor, and development platform from Altera Co., which is one of the two main FPGA manufactures. Altera has a generous university program that provides free software and discounted prototyping boards for educational institutions (details at http://www.altera.com/university). The two main educational prototyping boards are known as DE1 ($99) and DE2 ($269). All experiments can be implemented and tested with these boards. A board combined with this book becomes a “turn-key” solution for the SoPC design experiments and projects. Most HDL and C codes in the book are device independent and can be adapted by other prototyping boards as long as a board has similar I/O configuration.

Table of Contents

PART I: BASIC DIGITAL CIRCUITS DEVELOPMENT
PART II: BASIC NOIS II SOFTWARE DEVELOPMENT
PART III: CUSTOM I/O PERIPHERAL DEVELOPMENT
PART IV: HARDWARE ACCLERATOR CASE STUDIES

Book Contents :

Chapter 1: Overview of Embedded System.
Chapter 2: Gate-level Combinational Circuit.
Chapter 3: Overview of FPGA and EDA Software.
Chapter 4: RT-level Combinational Circuit.
Chapter 5: Regular Sequential Circuit.
Chapter 6: FSM.
Chapter 7: FSMD.
Chapter 8: Nios II Processor Overview.
Chapter 9: Nios II System Derivation and Low-Level Access.
Chapter 10: Predesigned Nios II I/O Peripherals.
Chapter 11: Predesigned Nios II I/O Drivers and HAL API.
Chapter 12: Interrupt and ISR.
Chapter 13: Custom I/O Peripheral with PIO Cores.
Chapter 14: Avalon Interconnect and SOPC Component.
Chapter 15: SRAM and SDRAM Controllers.
Chapter 16: PS2 Keyboard and Mouse.
Chapter 17: VGA Controller.
Chapter 18: Audio Codec Controller.
Chapter 19: SD Card Controller.
Chapter 20: GCD Accelerator.
Chapter 21: Mandelbrot Set Fractal Accelerator.
Chapter 22: Direct Digital Frequency Synthesis.

Embedded SoPC Design with Nios II Processor and VHDL Examples PDF

Author(s): Pong P. Chu

Publisher: John Wiley & Sons, Year: 2011

ISBN: 978-1-1180-0888-1

Embedded sopc design with nios ii Download PDF

Download

Download


Download


Download